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The process for making bimaterial multistage magnetic 
ferrite logic structures from the starting materials through the final 
firing cycle is described. The high coercive force material used in 
these structures has been developed to  provide special  partial s e t  
s t a t e  magnetic characteristics.  The second material was selected to have 
a low coercive force when bonded to ,  and fired with, the high coercive 
force material. The theory of operation of the multistage logic structures 
is discussed.  The effect on operation due to use of materials having 
special  partial s e t  s ta te  characteristics and the use of low coercive force 
material for selected magnetic paths is described. Test results of the 
bimaterial multistage ferrite structures a re  given, together with operating 
data for 8-stage ring counters, each built from two bimaterial multistage 
logic structures. A process for plating low resistance conductors on ferrite 
logic structures was developed. These conductors a re  joint free and can 
b e  made to  form multiple turns through apertures 0.040" in diameter. Test 
results on ten structures with two-turn plated 0.004" copper conductors 
a re  presented. 
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INTRODUCTION 
Under a n  earl ier  subcontract, Ampex developed for NASA Langley 
Research Center a process  for making toroidal cores  with specia l  partial 
s e t  s t a t e  magnetic character is t ics  for u se  in magnetic logic c i rcui ts .  An 
investigation was  a l s o  made into the feasibility of making complex ferrite 
structures which would replace the multiple toroids that formed each logic 
s tage in the toroidal magnetic c i rcui ts .  This goal necess i ta ted combining 
compositionally different ferrite materials within one structure to  provide a 
low coercive force in  se lected magnetic pa ths .  A process  for combining 
compositionally different materials was developed, and multistage structures 
were integrated from a high and a low coercive force material.  These 
structures were not perfect ,  due to  warping and shape distortion. However, 
they did demonstrate the feasibility of combining two materials having 
different compositions and magnetic characterist ics within a ferrite 
structure. Two such structures are  functionally equivalent to 80 toroidal s 
cores . 
In the present program the goals  have been: to  eliminate the 
warping and distortion, to make and tes t  a quantity of multistage integrated 
structures,  to  fabricate and evaluate ring counters made from these  integrated 
structures,  to  design,  make, and tes t  a quantity of reduced-size integrated 
structures,  to  fabricate and evaluate ring counters made from the reduced- 
s i ze  structures,  to investigate processes  for applying conductor patterns to  , 
logic structures,  to design an  arithmetic unit based on the integrated structures,  
and to  design,  fabricate,  and tes t  those logic structures needed to  real ize  
the specia l  logic functions required by the arithmetic unit design.  

2 .0  SUMMARY 
During this  program the problems assoc ia ted  with ma king 
multistage integrated logic structures were investigated.  The doctor blade 
process of preparing the flexible shee t s  of ferrite from which the multistage 
structures were punched w a s  replaced with a thermobonding method due to  
problems of yield and uniformity. Warping has  been eliminated and the  
distortions minimized in  the  full-si z e  structures.  A new design was  made 
for a reduced-size multistage integrated structure, and a molding process  was 
developed to  form these  reduced-size structures.  Full-size and reduced-size 
multistage integrated structures were fabricated and tes ted .  Registers and 
ring counters constructed from these  structures have been tes ted and 
evaluated. Good signal -to-noise ratios and operating ranges were obtained. 
A plating process  for applying two -turn conductor patterns through 
the output aperture of single-stage structures was  developed. The process  
developed for plating conductor patterns has  a l s o  been used to plate eddy current 
shie lds  to reduce leakage flux in the  logic structures.  
An arithmetic unit ha s  been designed based on the  multistage 
integrated logic structures.  A special  structure to  form the "exclusive-ORM 
function has  been designed, fabricated, and tes ted.  

3 .  FERRITE MATERIALS 
3.1 Powder Processing 
Preparation of ferrite powders for the integrated ferrite logic 
structures made under this program has  followed standard ceramic processing 
techniques up to the point of binder addition. The init ial  process used 
for making tull-size integrated logic structures is shown in the process flow 
chart ,  Fig. 1. The starting materials are  reagent grade oxides and carbonates.  
The a s s a y s  and spectrographic ana lyses  for these starting materials a r e  
given in Appendix 11. The high Hc and low H compositions used in the 
C 
full-size structures are  l is ted in Table 1. These compositions were found 
to have the desired magnetic characterist ics in  an earlier contract. 1 
The materials a re  wet-mixed, after weighing, by ball-milling 
for 16 hours t o  form a homogeneous mixture. The mixture is dried and 
calcined to  convert the carbonates to  oxides.  The high Hc'materisl IS25 
is calcined a t  1 0 5 0 ~ ~ .  The low H material IS40 is calcined a t  9 5 0 ~ ~ .  
C 
After calcining, the powders are ball-milled to  reduce the particle s i z e ,  
then dried and screened preparatory to the addition of binder. The number 
and sequence of process s teps  carried out in the preparation of both high and 
low Hc powders a re  the same.  
3 . 2  Sheet Forming 
The binders used are  thermoplastic and  a re  formulated to  yie ld  
flexible shee ts .  Two methods of sheet formation have been used.  The 
original method was  to c a s t  shee'ts by the doctor-blade process .  Here the 
binder consti tuents,  solvent,  and calcined ferrite powder a re  weighed out 
and mixed by ball-milling for 16 hours to obtain a homogeneous dispersion 
of the  ferrite powder in the binder solut ion,  i e ,  a s lurry.  The slurry is 
poured from the  b a l l  mill in  which i t  w a s  mixed in to  a conta iner  which is 
then placed in  a vacuum chamber. As the chamber is evacua ted ,  entrapped a i r  
is el iminated from the slurry.  The slurry is then poured onto a cas t ing  
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Fig. 1 Flow Diagram - Process  #1 (Full-Size Structures) 
surface and is spread and leveled to  the desired wet thickness by  steadily 
drawing a doctor-blade through the poured slurry. When dry, the flexible 
sheets  can b e  peeled from the casting surface.  When relatively thick sheets  a re  
c a s t ,  i e  , greater than 0.04" , there is a strong tendency for the shee ts  to 
crack during drying. Moreover, there is a tendency for the  slurry to  flow out 
from the edges while drying ( ie ,  "slumping") which causes  the dried shee t s  
to be  nonuniform in thickness.  A s  a result of both the cracking and slumping, 
only selected portions of a c a s t  sheet  may be used.  The rest  is wasted material. 
To correct these  deficiencies a second sheet  forming process 
was developed. In th i s  process the slurry is poured directly from the mill 
into drying pans without going through the evacuation s tep .  When dry, the 
material i s  scraped from the pan and broken up to form a powder by forcing i t  
through a 20 mesh screen.  This powder is bottled and stored for la ter  use .  
The shee ts  a r e  formed by pouring a measured quantity of the  powder into a d ie  which 
is then closed and placed on the heated plattens of a Carver hydraulic press .  
The sheet is formed by thermopressing a t  8 5 ' ~  and 4000 ps i .  The exces s  
material is extruded out of the die and the thickness of the thermobonded sheet  
is controlled by limiting the penetration of the plunger wi th ' a  shim. The shee t ,  
when removed from the d i e ,  is solid,  flexible, of uniform texture, and of a 
controlled uniform thickness .  
3 .3  Firing 
A firing cycle was used in which the desired magnetic characterist ics 
in both the high H and  low H materials were obtained when fired together ' 
C C 
in the same firing. This is a necessary requirement, s ince the integrated 
structures contain both materials. The material characterist ics of prime 
importance are:  in the high II material the partial s e t  s ta te  thresholds,  
C 
and in the low H material the coercive force. Since the firing conditions 
C 
required to obtain the desired partial s e t  s ta te  characterist ics in the high 
H material a re  quite restrict ive,  the  approach taken was  to  find a low 
C 
coercive force composition which had a sufficiently low coercive force 
\ 
under these  firing conditions . 
Two firing cycles  have been used to  obtain the desired magnetic 
characterist ics in the materials prepared during this program. The 
, o  
materials used in  full-size structures have been fired in a i r  a t  1300 C for 
4 hours. At the end of soak the atmosphere is switched to nitrogen for the  
cooling portion of the cycle.. The cooling rate is 1 OO'C per hour. 
The materials used in the reduced-size structures have been 
fired in a i r  a t  1 2 5 0 ~ ~  for 4 hours. At the end of soak the atmosphere is 
switched to  nitrogen for the cooling portion of the cycle .  The cooling rate 
is 1 0 0 ~ ~  per hour. 
The magnetic characterist ics obtained for the high and low H C 
materials fired under the above conditions a re  given in Tables 2 and 3 .  
Table 1 Ferrite Compositions 
FULL-SIZE STRUCTURES 
High Hc formula tion IS -2 5 
0 M g ~ .  67sMn0. 52sFe1. 800 4 
Low H formulation IS-40 
C 
0.25% C3 (weight) 
REDUCED-SIZE STRUCTURES 
High H formulation IS-25 + ThoZ 
C 
0 + 2% Tho2 (weight) Mg0.675Mn0.525Fel. 800 4 
Low H formula tion IS -4 0 * 
C 
0 + 0.25% Ca (weight) M g ~  .486Mn0.480Cd0.250Fe1. 780 4 
Table 2 Material  Characterist ics for Multistage Structures 
Squareness 
Sw ( 0 e  - p  sec)  
H (oersteds) 
C 
Minor Loop Properties 
H (oersteds) 
C 
Br (gauss) 
Squarenes s 
Sw (Oe - p sec )  
1 .8  
Firing Temp & Atmosphere 
Curie Temp 
2 . 2  
H rat io 
C 
Same Same 
>250°c 
2 . 3 : l  
Table 3 Mater ia l  Charac te r i s t i c s  for  Reduced-Size Structures 
High H Mate r i a l  
C 
Hc (oers teds)  
B (gauss )  
r 
Squareness  
Sw (Oe - p sec) 
Minor b o p  Properties 
Low H Mater ia l  
C 
Hc (oers teds)  
B (gauss )  
r 
Squareness  
S (Oe - psec) 
W 
Both High and  Low H Mater ia ls  
C 
Firing Temp & Atmosphere 
Curie Temperature 
H rat io 
C 
Same 
>250°c  
> 7: l  
- 
Achieved 
Same 
>2 5 OOC 
' 2 ' 1  
4.0 INTEGRATED FERRITE LOGIC STRUCTURES 
4.1 Structure Preparation 
4 .1 .1  Punching 
The full-size integrated logic structures have been prepared by 
die punching from bimaterial sheets .  Originally, the high Hc and low H 
C 
sheets  were ca s t  by the doctor-blading process .  Later the thennopressing process  
described in  Section 3 . 2  was used. The complete processes  used to  make the 
full-size integrated logic structures are  shown in the flow diagrams of Fig. 1 
and Fig. 2 and the method of making these structures is depicted in Figs.  3 and 
4 .  In the doctor-blade process ,  3 . 3  inch by 0 .75  inch punching blanks a r e  cut  
from the ca s t  shee ts .  The thermopressed punching blanks are formed into 
this s i ze  directly from the powder. 
The bimaterial shee ts  are  formed by punching both a high Hc and 
d low H punching blank in the insert-punching die .  The high H punchouts a re  
C C 
discarded. The low H punchouts are  inserted in the  holes punched out of 
C 
the high H punching blank. 
C 
The high H punching blank, with low H inser ts  in place,  i s  placed 
C C 
in a thermobonding die .  The die is seated on the heated plattens of a hydraulic 
0 press  and stabil ized a t  85 C .  A pressure o f  4000 ps i  is then applied t o  produce 
thermoplastic flow thereby bonding the interfaces and forming a unitized 
bimaterial punching blank. The bimaterial punching blank is then positioned 
in the punching die ,  s o  that the low H inserts a re  located over the output 
C 
aperture in each s tage.  The structure shown by the outline in Fig. 3 i s  then 
punched out of the  bimaterial blank and removed from the d ie .  The 
structures a re  placed on a n  alumina set ter  for firing.. An intervening layer  
of fine thoria powder is used to  prevent sticking to  the set ter .  
Certain problems resulted from preparations of structures by 
punching. These were: 
(1) Irregular sheared surfaces occurred which resulted in varying 
11 
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Fig. 2 Flow Diagram - Process #2 (~u l l -S i ze  Structures) 
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c r o s s  sect ional  a r e a s  of the l eg s .  
(2) The pressure  required to punch out structures produced 
plas t ic  flow and  caused  shape  distort ion.  
(3) Die  modification w a s  not poss ib le .  
4 . 1 . 2  Molding 
The reduced-size structures have been prepared by a molding 
p rocess  developed to overcome the problems encountered in punching t he  
full-size s t ructures .  The mold w a s  prepared from s t a in l e s s  s t e e l ,  u s i ng  
a three-dimensional engraver 's  pantograph. This mold, and  the inser t  punching 
d i e ,  a r e  shown i n  Figs.  5 and  6 .  The complete p rocess  for making reduced-s ize  
structures is shown i n  the  flow diagram of Fig. 7 .  
The molding of structures is made poss ib le  because  of the 
thermoplastic property of the binder sys tem,  the same property which produces 
the bonding between the high and low H materials .  The methyl methacrylate 
C 
binder sys tem is used for molding structures because  of i t s  character is t ic  of 
superior r e l e a se  from the metal surfaces  of the mold. 
The molding blank for the  reduced s i z e  structure. is smaller  but 
i t  is prepared in  the same manner as  the punching blank for the ful l -s ize  
s t ructures .  The high Hc and low Hc materials a r e  separate ly  punched in the 
inser t  punching die .  The low H punchouts a r e  inser ted  in the punched out 
C 
holes  in the high Hc molding blank.  This blank is placed i n  the thermopressing 
0 die  and  thermobonded a t  90 C and 5000 p s i  to  form a unitized bimaterial  
molding blank.  
To accomplish the molding, the bimaterial molding blank is 
posit ioned on  the mold such that the  low H inse r t s  a re  over the output 
C 
aperture in  e a c h  s t age .  The top of the mold is added and the mold is placed 
on the heated pla t tens  of the hydraulic p r e s s  and s tabi l ized a t  90°c .  A 
force of 1000 pounds is applied to  c ause  t h e  material toflow into  t he  mold. 
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Fig. 7 Plow Diagram - Process #3 (Reduced-Size Structures) 
The pressure involved in this  operation is less than 8000 ps i .  The molded 
structure is ejected from the mold after it cools  to  room temperature (Fig. 8) 
and placed on an alumina set ter  for firing. An intenrening layer of f ine thoria 
powder is used to  prevent sticking during firing. 
The same process is used to  mold exclusive-OR logic' structures . 
The mold and a n  ejected exclusive-OR structure a re  shown in Figs. 9 and 10 .  
4 .1 .3  Firing 
The firings of  a l l  the integrated logic structures have been made 
in a laboratory tube furnace equipped for atmosphere firing. The firing 
schedule used for each of the structures is shown in Table 4 .  A flowing 
atmosphere a t  a rate of approximately 10 furnace volumes per hour is used 
throughout the firing. 
Table 4 Firing Schedules 
FULL-SIZE INTEGRATED LOGIC STRUCTURES 
Heating: 35Oc/hr in a flowing a i r  atmosphere 
Soak: 4 hours a t  1 3 0 0 ~ ~  in a flowing a i r  atmosphere 
Cool: 1 OoOc/hr in a flowing nitrogen atmosphere 
REDUCED -SIZE INTEGRATED LOGIC STRUCTURES 
0 Heating: 35 C/hr in a flowing a i r  atmosphere 
Soak: 4 hours a t  1 2 5 0 ~ ~  in  a flowing a i r  atmosphere 
Cool: 1 OoOc/hr in a flowing nitrogen atmosphere 
EXCLUSIVE -OR LOGIC STRUCTURES 
0 Heating: 35 C in a flowing a i r  atmosphere 
Soak: 4 hours a t  1 2 5 0 ~ ~  in a flowing a i r  atmosphere 
Cool: 10oOc/hr in  a flowing nitrogen atmosphere 


Fig. 1 0  Ejec ted  Exclusive-OR Logic Structures  on t h e  Mold 
4.2 Theory of Operation 
4.2 .1 Description of Opera tion 
The theory of operation of the full-size and reduced-size integrated 
logic structures i s  the same. The physical differences between the two 
structures have been designed to improve performance. To simplify the 
description of operation, the single-stage structure shown in Fig. 11 will  
be discussed.  Each s tage in a multistage structure functions the same a s  
does  the s tage of the single-stage structure. A s  seen in Fig. 11,  the s tage 
consis ts  of the  following magnetic paths: leg A, leg B, legs  1 and 2 of the 
input aperture, l egs  1 and 2 of output aperture A, and legs 1 and 2 of output 
aperture B.  The return leg in both the multistage and single s tage 
structures is used to provide a flux path for the c l ea r  s ta te  flux pattern. 
The flux s t a t e s  of each leg a re  shown, for the c lear  s t a t e ,  in Fig. 
12a. Note that each leg is saturated in a counterclockwise direction with 
respect to the main aperture. The c ross  sectional a reas  of the legs  a r e  
proportioned such that when both legs of an aperture a re  saturated in t k  
same direction then the leg contiguous to this aperture is a l s o  saturated.  
Circuit operations' i s  based on a four-clock cycle .  At the first clock time 
the structure is se t  in i t s  c lear  s ta te .  At the second clock time the 
even-to-odd advance-drive pulse occurs and information is transferred into 
the s tage .  At this advance time, current through the flux drive winding 
switches flux in a clockwise direction around the main aperture. The amount 
of flux switched, however, is limited by the pattern of the flux drive 
winding. Current through this "figure eightn winding will switch only one 
leg  of the drive apertures from the c lear  s t a t e .  The other leg is driven in 
the  c lear  s ta te  direction. Therefore one half of the flux capacity* 
*The flux in  each leg when in the clear s ta te  is -$ clnd when fully reversed 
r 
or in the se t  s ta te  the flux is +0' ; This difference, 20' , is the maximum flux 
r r 
which can be irreversibly switched and i s  here called the flux capacity of a l eg .  
$The windings are  positioned a s  shown for the reduced s i ze  structures in 
Fig. 2 3 .  
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Pos t  One Transfer 
Fig. 1 2e  Flux S ta tes  in  the  Single-Stage Structure 
of the return leg is switched around the main aperture. The b ias  in  the  
clear direction on legs  1 and 2 of the input aperture inhibits any flux 
change in leg A ,  in the absence of a n  input signal.  The flux change for 
a binary ZERO transfer which is the absence of an  input signal therefore 
i s  completed through leg  B .  This is shown in  Fig. 12b. 
In the c a s e  of a binary ONE transfer, an  input signal is present a t  
advance time in the form of a current through the coupling loop which 
links leg I of the input aperture. This current overcomes the effect  of the 
b ias  current on that  leg and causes  the flux change produced by the flux 
drive winding to be completed equally through legs  A and B .  The fact  that the 
input coupling loop l inks only leg 1 of the input aperture limits the possible  
flux change in leg A to half the flux capacity of that leg.  This ONE s t a t e  
i s  shown in Fig. 12c.  At the third clock time the transmitting s tage,  i e ,  the 
stage from which the input signal was  derived, is reset  to  the  c lear  s t a t e ,  
This action causes  a reverse current to flow in the coupling loop where a 
ONE had been transferred at  the preceding advance time. The input aperture 
is unblocked* a t  this time and flux i s  switched around the input aperture 
by this reverse current. This produces the decoupled ONE s ta te  shown in 
Fig. 12d. At the fourth clock time the odd-to-even advance-pulse diive 
is applied to  the "figure eight" winding linking the output aperture. The 
resultant drive mmf is in a direction to s e t  leg 1 and to  c lear  leg 2 .  For 
values of mmf below the threshold*" of the s tage aperture, flux will 
not change i n  either leg 1 or leg 2 of the output aperture when a s tage i s  
in the ZERO s t a t e ,  s ince the output aperture is blocked. 
* When both legs  of an aperture are saturated in the same direction relative 
to the main aperture,  the aperture is said to be blocked since the flux can 
not be  reversed locally around the aperture. When the two legs  are  saturated 
in opposite directions,  the flux can be reversed locally around the aperture. 
In this c a s e  the aperture is said to be unblocked. 2 
** The threshold i s  defined a s  that value of mmf (or the normalized equivalent, 
magnetic field strength H) which will irreversibly switch 5% of the flux 
capacity of the legs forming the magnetic path around a n  aperture. 
When a s tage is in a ONE s ta te ,  the advance drive will produce a flux 
change in  both l egs  around the output aperture a s  i t  is in an  unblocked s t a t e .  
This flux change in turn induces a current in the coupling loop linking leg 1 
of the output aperture. This post ONE transfer s ta te  is  shown in Fig. 12e.  
The operation of  an integrated multistage structure is identical  to 
the operation of a group of single-stage structures,  except that  the s tages  
are joined together and they share a common return l eg .  The flux s ta tes  
showing the c lear  s ta te  and a 0100 pattern for the other three clock times 
dre shown for the full-size structure in Figs. 13a through d .  The flux s t a t e s  
for the same pattern in the reduced s i z e  structure is shown in Figs. 14a througk 
c. 
4 . 2 . 2  Importance of Partial Set State Thresholds 
In the description of operation above it was stated that when the 
ddvance current applied to the output aperture was  below the threshold of a 
s tage ,  n o  switching would occur in leg 1 when a s tage is in the ZERO 
s ta te .  When the advance current exceeds the s tage threshold the noise 
signal out of a l l  s tages  increases  due to  flux in leg 1 of the output aperture 
switching around the stage aperture. This causes  a buildup of ZERO'S 
to ONE'S a t  a value only slightly above the s tage threshold. For 
a s tage i n  the ONE sta te  the threshold of the stage is again the upper bound 
on the advance current. For advance currents below the stage threshold the 
flux se t  into leg 2 of the output aperture switches through leg 1 dround the 
output aperture producing an output signal into the coupling loop. When 
the advance current exceeds the stage threshold, part of the flux se t  into 
leg 2 of the output aperture i s  switched around the s tage aperture,  thereby 
reducing the ONE flux available to produce a n  output signal.  In both c a s e s  
the s tage threshold i s  the limit on the advance current. The s tage thresholds, 
however, are  different for the ZERO s ta te  and the ONE s ta te .  In the ZERO 
s t a t e ,  ideally,  leg A is in the clear s ta te  and leg B is in the s e t  s ta te .  A s  




the threshold i s  the same value for both of these  s t a t e s ,  the s tage 
threshold is equal to  the c lear  s ta te  threshold. 
In the ONE s ta te  both leg A and leg B a re  50% se t .  The stage 
threshold here depends upon the partial s e t  s ta te  thresholds of the 
high H material. The partial s e t  s ta te  thresholds for a typical square loop 
C 
material are  shown i n  Figs.  15 and 16. In Fig. 15 the relation of these 
thresholds to the B-H loop are  shown. In Fig. 16 a profile shows the 
thresholds a s  a function of preset  flux, given a s  a percentage of the  
flux capacity of the core .  It is apparent that  both the s e t  direction 
threshold, TH , and the c lear  direction threshold, TH , are  significantly 
PS PC 
lower than the c lear  s ta te  threshold. The stage threshold for the ONE sta te  is the 
average of these two thresholds, a s  the magnetizing field in leg A due to  the 
advance drive will be  in the c lear  direction and in  leg B the field will be  in the . 
se t  direction. For such a material the s tage threshold for the ONE s t a t e  would 
se t  the upper bound on advance current. This limit is about one third l e s s  
than i f  the upper bound were determined by the ZERO s ta te  s tage  threshold. 
The threshold characterist ics of the high H material developed 
C 
for the integrated structures a re  shown in  Figs.  17 and  18. ' In Fig - 17 the 
thresholds relative to  the B-H loop are  shown. In Fig. 18 a profile for 
IS-25 material i s  shown. It is to  b e  noted that the values  of a l l  of the 
partial  s e t  s ta te  thresholus have been raised relative to  the c lear  s t a t e  
threshold and the average of the c lear  s ta te  and se t  s ta te  thresholds is 
greater than the c l ea r  s t a t e  threshold. For th i s  material, then,  i t  is the , 
ZERO s ta te  s tage threshold that s e t s  the upper bound on the advance current. 
For m terials of comparable c lear  s ta te  threshold, the upper bound on 
advance current in  s t ructures  made from material with enhanced thresholds 
is about 50% greater than in structures made from typical square loop 
Fig. 15 Relation of Partial Set Sta te  Threshold to the B-H 
Loop of Typical Square Loop Materials  Showing No 
Enhancement 
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C = TH(PC) = Partial Set State Threshold, Clear  Direction 
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Fig. 1 6  Profile For Typical Square Loop Materials  Showing No Enhancement 
Fig. 1 7  Relation of Partial Set State Threshold to the  
B-H Loop For IS-25 Material 
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materials. 
4 . 2 . 3  Significance of Integrating High and Low H Materials 
C 
In the operation of a l l  magnetic circuits  there are  two necessary 
conditions to  be met: 1) The flux se t  into the receiver stage by  the 
transfer of a logical ONE m u s t  be  equal to or greater than the flux which 
had been se t  in  the transmitter s tage .  2 )  The flux se t  into the receiver 
stage by the transfer of a logical ZERO must be  equal to or l e s s  than the 
flux which had been se t  in the transmitter s tage .  These conditions a r e  
shown graphically in the flux gain diagram of Fig. 19. To meet these 
conditions the available flux (the product of the flux change and  turns) 
from the transmitter for a ONE must exceed the flux se t  into a receiver 
by the amount of the losges  associated with the coupling loop and  for a 
ZERO the coupling loop lo s ses  must exceed the available flux. This 
3 
requirement has  been reported in detail  elsewhere.  This condition 
is generally accomplished by making the number of turns linking the 
transmitter to the  coupling loop greater than those connecting the 
receiver to the coupling loop, i e ,  by means of a turns ratio.  In addit ion,  
the current induced in the coupling loop for a ONE transfer must be  of 
sufficient amplitude to switch or steer the flux in the receiver s tage .  In 
a circuit where the l o s se s  have been adequately provided for, the lower l i d  t 
of the operating range for advance current is determined by the value which 
yields the minimum required coupling loop current. The upper bound, a s  
discussed before, i s  determined by the thresholds of the transmitter s tage .  
It is apparent that the upper bound can  be raised by increasing the thresholds 
of the stage. This can  be done either by increasing the path length of 
the s tage or by increasing the coercive force. Generally it i s  desirable to 
reduce the path length of a s t age ,  s o  this leaves  increasing the coercive 
force a s  the only design variable. This method, however, would a l s o  
ra ise  the lower end of the range . By combining two materials and making 
the output aperture of a low H material, the lower end of the range can be C 
held fixe d .  
Unit Gain Line 
Flux Transmitted Pt 100% 
Fig. 19 Flux Gain Curve for Stable Operation 
The effect on the advance current range due to  a variation i n  the  
coercive force and due to u se  of bimaterial structures is shown i n  more de- 
ta i l  in Fig. 20 .  In this  figure the upper limit is taken a s  the threshold of the 
transmitter. The threshold of the output aperture i s  designated I. in t he  
figure for the c a s e  where the complete structure is made from the  high Hc 
material and  I for the ca se  where the output aperture i s  of a low H 
o t  C 
material. The line A shows the relation between coupling loop current,  Icl 
and transfer switching time, . It a l s o  shows the relation between advance ts 
current, I a n d  coupling loop, current, for a hypothetical output aperture t 
having no threshold and an  infinitesmal switching characterist ic.  The effect 
of the threshold i s  to displace this l ine  to the  right, reducing the  coupling 
loop current by the amount of the threshold. This displaced l ine is shown 
a s  line B .  In addition the coupling loop current is reduced by the mmf, I 
s ' 
required to switch the output aperture a t  the transfer switching t ime,  ts '  
and is given by 
where the switching constant of the transmitter, Gwt is in ampere turn- 
microseconds. The transfer switching time is a function of the coupling 
loop current and the receiver stage switching constant,  G and is given 
wr 
Substituting (2)  into (1) we obtain 
G 
wt I=--- 
s G Icl ( 3 )  
wr 
This curve is plotted in Fig. 20a for the full-size structure 
a s  line C .  The lower limit of the  range is obtained by findirg the coupling 
loop current which will give a transfer switching time of 3 microseconds. 
This is the width of the drive pulses  which s e t s  the maximum transfer 
time. The advance current for this corldition i s  wund from the coupling 
loop current and line C ,  thus arriving a t  the  lower limit of the  range for 
a bimaterial structure. The lower limit for a single-material structure 
of the iligh coercive force material is determined by the coupling loop current 
for a 3 microsecond transfer time and line D in Fig. 20a. Line D is shifted 
to the  right of l ine C by a n  amount equal to the increase  in the threshold of 
the output aperture. Had the low coercive force material been selected,  
the lower limit would have been given by line C ,  but now the Jpper end 
of the range would have been halved.  
In Fig. 20b the determination of the range for the  reduced-size 
structure is given.  Since the p a ~ h  length around the s tage  aperture is  
reduced, the switching constant G i s  a l s o  decreased,  causing the transfer 
wr 
time to  be reduced for a given value of coupling loop current. This i s  shown 
a s  a n  increased slope in line C .  The lower limit of the range i s  found 
using line C and 3 microsecond transfer time. The low end of the range 
is seen to be  lowered s i i l l  further than t he  decrease obtained for two 
materials in  a full-size structure shown in  Fig. 20a. The low end of the 
range is thus seen to  be  reduced through the use  of two materials in the  
integrated structures while the  upper end of the range is heid f ixed.  The 
range for a single-material reduced-size structure is a l s o  shown in  Fig.  20b. 
Line D i s  drawn to  reflect the higher threshold of the output aperture. The 
lower limit of the range is determined from the coupling loop c ~ r r e n t  for 
3 microsecond transfer time and line D .  The improvement in range througt, 
the u se  of two materials is found b y  camps ring tl-e range for a single-material 
reduced-size structure with that for a two-ma terial reduced-size structure . 
4.2 . 4  Practical Considerat ions 
The first at tempts a t  operation of shift registers and ring counters 
were unsuccessful ,  even though the profile character is t ics  were a s  desi red.  
Unity gain transfer was  obtained for only a very few isola ted transfers 
because of excess ive  leakage flux, i e ,  flux l ines  which p a s s  through a 
surface of the structure and complete their path through the a i r .  This 
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Fig. 2 0 b Graphical Determination of Operating Range 
problem i s  aggravated for structures of high surface -to-volume ratio and 
materials of high coercive forcs. 
Simple experiments a t  reducing the  leakage flux with eddy current 
shields gave a small reduction i n  the leakage flux but a s  the structures 
were wound, the copper shields could not be brought c lose  enough to the  
surface to be very effective. The process developed for plating ccnductor 
patterns on the structures* was utilized to  plate eddy current shields  on 
three of their four s ides .  These structures when wired for shift regis ter  and 
ring counter opera tion worked with a minimum of preliminary adjustments.  
The eddy current shields were used on structures for both the full-size 
and the reduced-size registers.  The sddy current shields are  0 .004"  thick 
plated copper. A problem encovntered with the eddy current shield was  
one of short circuits between the conductors around the structures and  the 
eddy current shield.  This problem was eliminated by coating t h e  
structures with an ir: sula ting layer of Pyre ML. ** 
The major problem due to leakage flux arose around the output 
aperture when driven a t  advance time. Leg 1 of the output aperture. when 
driven in  the s e t  direction for a ZERO transfer ideally cann,ot switch for 
values of advance current below the threshold of  the s tage .  A significant 
flux change in leg 1 did in fact occur,  passing through the surface or' leg A 
on one s ide of the aperture and impinging on the surface of leg A on the 
other s ide  ~ 2 f  the  output aperture, completing a path through the a i r .  The 
effect of this  leakage flux was to give a n  excessively large noise s ignal .  
The plated-on eddy current shield described above has  greatly reduced 
the leakage flux and thereby the noise s ignal .  Leakage flux h a s  not been 
fully eliminated, however, a s  the shield covers only three of the four 
surfaces . 
* See Section 5 . 0  - Plated ~ o n d u c t o r s  
** A high temperature insulating varnish by  E . I .  DuPont with very good 
res is tance to environmental damage. 
4 . 3  Test Results of Structures 
During this program a number of structures were prepared by differ- 
e n t  processes using different binder compositions and proportions. The 
structures selected for final temperature t e s t s  were a l l  prepared from punch- 
ing  or  molding blanks thermopressed from powder. 
The t e s t s  conducted on each  structure consisted of taking a profile 
of the s tage aperture and one of the output aperture for selected s tages  a t  
specified temperatures. At room temperature, profiles of a l l  s tages  were 
taken.  At -20°c ,  O'C, +60°c (for the full-size structures only) and a t  
+lOOOc profiles for the first  and third s tages  only were taken. The t e s t s  
were taken on two test jigs supplied by Langley Research Center. The 
structures fitted over a s e t  of pins and the t e s t  windings were completed by 
closing the jig. These jigs with structures on the pins are  shown in Figs. 21 
and 22. Two of the full-size structures have had eddy current shields plated 
on them prior to testing.  
Test  data  summarizing the threshold characterist ics for s tage 1 of 
e a c h  structure for a l l  temperatures are  given in Tables 5 and 6 .  The identi- 
fication of each sample with regard to  material, firing number, and core 
number i s  given in Appendix I .  
4.4 Test Results of Registers 
4.4.1 Windings 
The windings used for the registers wired from full-size structures 
, 
and the registers wired from the reduced-size structures a re  l is ted in Tables 
7 and 8 respectively.  The positioning of the windings for the  reduced s i z e  
regis ters  are shown in Fig. 23. The windings used on the full s i z e  registers 
differed slightly in placement from that  shown but produced equivalent flux 
s t a t e s .  The only winding in which the  wire s i ze  was found to  be cri t ical  for 
operation is the coupling loop. For the  coupling loops two #33 s i ze  wires 
were used for full-size registers and one #30 s ize  wire for the reduced-size 
Fig. 2 1  Tes t  Jig for Full-Size Structures 
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Table 6 Threshold v s  Temperature: Reduced-Size 
Integrated Logic Structures 
0 Temperature ( C) 
Specimen Aperture* Parameter -2 0 0 +20/R.T. 
R 1 Stage TH 3 . 6  3.3 2.9 
I, I, TH 
PS 6.1 5.5 5.0 
# I ,  TH 2.5 2.1 
PC 1.9 
11 Output T H 2 . 0  1.8 1.6 
#, TH 4.2 3.8 
PS 3.3 
I I 1  TH 1.6 1.5 
P c 1.3 
R2 Stage TH 3.4 3.2 2.8 
I, 0 TH- 2.3 2.1 
PC 1.8 
I ,  Output T H 1.4 1.2 1.1 
I 1  I t  
THps 4.1 3.8 3.3 
I I 
THpc 1.5 1.3 1.2 
R3 Stage T H 3.4 3.2 2.9 
TH 6.5 5.6 
PS 5.1 
,I ,, T H 2.0 2.0 
PC 1.9 
,I Output TH 1.8 1.8 1.6 
I , I  T H 1.7 1.6 1.4 
PC 
R4 Stage TH 3.6 3.2 2.9 
I, ,, TK 6.2 5.7 5 .O 
P s 
I, 11 
THpc 2.3 1.9 1.9 
I 1  Output T H 1.3 1.2 1.1 
I, Output T H 1.1 1.1 0.8 
I, 
THp s 2.7 2.7 2.1 
I, 6, T H 1.3 1.2 0.9 
PC 
R6 Stage T $1 4.0 3.5 3.4 
Output TH 1.8 1.6 1.4 
,, TH 2.6 2.3 
PS 2.1 
T H 1.5 1.3 
PC 1.2 
R7 Stage TH 3.9 3.7 3.3 
, TH 2.6 2.2 1.9 
PC - 
I t  Output TH 1.9 1.7 1.5 
TH 2.4 2.1 1.8 
PS 
TH 1.5 1.3 1.0 
P c 
R8 Stage TH .3.6 3.3 2.9 
I, , r  T H 7.2 6.5 5.7 
P s 
T H 2.5 2.1 1.8 
P c 
I, Output TH 1 . 7  i . 7  1.4 
R9 Stage TH 3.6 3.2 2.9 
I, TH 6.7 6.0 5.4 
P s 
I t  I ,  
THpc 2.4 2.1 1.9 
I1 Output TH 1.7 1.5 1.4 
I T H 2.9 2.5 2 .O 
P s 
I I, TH 1.3 1.0 1 .O 
PC 
R10 Stage TI3 3 .8  3.4 3.1 
I, TH 8.5 7.5 7.1 
P s 
I, I ,  
THpc 2.0 1.7 1.6 
I1 Output TH 1.5 1.3 1.2 
,I I t  
THps 
3.1 2.6 2.4 
I, I TH 1.7 1.5 1.2 
P c 
*All da ta  for Stage 1 of each structure 
Table 7 Windings : Full-Size Registers 
Drive apertures leg 1 
Retum leg 
I t  II 
Stage 
Stage 
Input aperture: 
Leg 1 
Leg 1 
Leg 2 
Output aperture: 
Leg 1 
Leg 1 
Leg 2 
Clipper core 
I t  I I 
1 turdaper ture  I2 b i a s  
2 0 turns /structure Flux driveJ 
2 0 t u r n s /  " Clear 
16 turns/" Flux drive 
16 turns/" Clear 
1 tum/stage I1 b i a s  
1 turn/" Coupling loop 
1 turn/" I2 b i a s  
1 turn Figure 8/stage Advance 
1 t u r d s t a g e  Clear  
2 turns/stage Coupling loop 
2 turns/  " Clear  
1 turn/ " Set Clipper 
1 turn/ " Clear Clipper 
Sense leads: 
Leg A 
Leg B 
Input aperture leg 1 
Input aperture leg 2 
Output aperture leg 1 Per s tage  
Output aperture leg 2 
Clipper cores  I 
Return leg per structure 
Table 8 Windings: Reduced-Size Registers 
Drive aperture 
Return leg 
Stage 
Input aperture l eg  1 
I I I I leg 1 
11 I I leg 2 
Output aperture 
I 1  11 leg 1 
I I I I l eg  1 
II I I leg 2 
Clipper core 
1 turn Figure 8/aperture Flux drive 
10  turns/structure Clear 
1 turn/ " 
1 turn Figure 8 
Sense leads: 
leg A 
leg B 
Input aperture l eg  1 
Input aperture l eg  2 
Output aperture leg 1 per s tage  
Output aperture leg 2 
Clipper core 
Return leg per aperture 
Clear 
I1 b ias  
Coupling loop 
I2 bias  
Adva nc e 
Clear  
Coupling loop 
Clear 
Set  Clipper 
Clear Clipper 


Return Twisted 
n 
Set Clipper Odd 
Return Twisted 
Fig. 23e Clipper Core Windings 
structures , the c lear  windings were a l so  distributed but wound between 
the drive apertures in  the  return leg and around the drive apertures 
elsewhere . 
The end-around loop was  constructed differently for each  ,ring counter. 
Each was made a s  a f la t  strip transmission l ine approximately 0 . 4  inches 
wide from 0 .006  inch thick conductors with lengths up to  a maximum of 
5 .0  inches .  
Separate windings were wound to  link the appropriate aperture (s) 
in each s tage ,  i e ,  leg 1 of the input aperture in each s tage was linked b y  
the I 1  b ias  winding. This method of winding provided the flexibility of 
using individual drivers for each winding or of connecting several  windings 
in ser ies  and driving them from a single driver. It was then possible  to 
determine the allowable variation in  drive mmf between windings driven 
a t  the same clock time. 
4 .4 .2  Pulse Patterns 
Operation of the integrated logic registers requires the four clock 
cycle shown in Fig. 24 c lear  odd, advance even-to-odd,' c l ea i  even,  and 
advance odd-to-even. 
The pulse widths used were a l l  3 microseconds measured from the 
90% to  9  0% poilit s . The rise and fall times of the current pulses  were 
approximately 0 . 1  microseconds. For each structure the individual b ias  
windings, with the exception of the I1  b ias  winding, were connected in 
se r ies  with the s e t  clipper winding and driven together. The clear  windings 
were similarly connected and driven together. For the major portion of the 
testing and evaluation, the above windings were driven separately , a s  
were the I1  b i a s ,  advance,  and flux drive windings. With separately 
driven windings, the effect on operating range due to varying the current 
through each winding was determined. Eater the advance winding was 
placed in ser ies  with the rest of the b ias  windings,  and a current 
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1 2 Bias Even 
Fig. 24  Pulse Pattern for Logic Structures 
divider network was used to p a s s  approximately half of the advance current 
through the I1 b i a s  winding, Finally, the reduced-size registers were 
operated, using only four drivers, by connecting the  flux drive windings 
in  se r ies  with the bias/advance windings. This grouping of windings is shown 
in Table 9 together with the clock time the windings a re driven a t .  
4 . 4 . 3  Circuit t valuation 
The integrated multistage logic circuits  were evaluated initially to 
determine the current required to  s e t  different flux levels into a s tage ,  
the transfer characterist ics for different coupling loop configurations, 
and the source and magnitude of the transfer l o s s e s .  The evaluation was  
completed by measuring flux gain for  both isolated s tages  and the four 
register s t ages ,  by determining signal -to-noise ratios,  and by plotting 
range maps of operating ring counters using different drive winding connections.  
Table 9 Register Windings, Connections, and Clock Times 
Connection A ,  for Full and Reduced Size Structures 
Clear 0 Flux drive 0 Clear E Flux drive E klear o 1 ] :;:; o f l e a r  o 1 ] A ~ V  o E Clear 02 Clear 0 2  I1 bias 
Clear clipper 12 bias Clear clipper 12 bias 
b e t  clipper 1 [et clipper 1 
Drive aperture bias * Drive aperture bias * 
Connection B ,  for Full and Reduced Size Structures 
Flux drive 0 Flux drive E 
Set clipper Set clipper 
b r i v e  aperture bias -?J 
* Full-size structures only 
i ~ r i v e  aperture bias * J 
Note: Windings within brackets are connected in ser ies  and driven 
from common current drive source.  
Table 9 continued 
Connection C , for Reduced Size Structures 
Flux drive 0 Flux drive E 
Set clipper Set clipper 
Note: Windings within brackets are connected in ser ies  and driven 
from common current drive source 
Figure 25 shows the  input current required to set different flux leve ls  
into a s tage  without I 1  bias and a s  a function of the  flux switched by the 
flux drive,  for SR#4, one  of the full-size registers t es ted .  In another t e s t  
the u s e  of I 1  bias was found a s  expected to  merely displace the  position 
of the  curves relat ive t o  zero input current. This i s  indicated i n  the figure 
by the  values of input current enclosed in parentheses.  
The experiments relative to  coupling loops were made t o  determine 
the effects of using a 3:2 turns rat io and a 2 : l  turns rat io for the  coupling 
loops. Detailed flux accounting was  taken for a l l  l egs  of both the  
transmitter and the receiver which a re  involved in  a transfer. The results 
of these  investigations of transfer characterist ics and of transfer l o s s e s  
indicated that  sufficient coupling loop current could b e  obtained with t he  
2: 1  turns ratio and that the additional flux available with this ratio 
would be  required. 
The early circuits  which were evaluated had marginal gain 
character is t ics .  This deficiency was  traced to  excess ive  leakage flux. 
The effect  of th is  leakage flux a s  d i scussed  in sect ion 4 .2 .4 ,  i s  to increase  
the noise  signal out of the transmitter. It a l s o  reduces both the upper limit 
of the advance current range and the maximum coupling loop current.  Each 
of these  factors influences fhegain characterist ics of the c i rcui ts  negatively. 
After the plated-on eddy current shie lds  were applied to structures used 
in the regis ters ,  the gain characterist ics of the c i rcui ts  materially improved. 
A flux gain curve for signal transfer between two s tages  of operating 
register SR#6 is shown in Fig. 26. This i s  seen t o  have the necessary 
three crossovers of the  unity gain l ine .  The two extreme crossovers a re  
points of s table  equilibrium, the middle crossover i s  a point of unstable 
equilibrium. Signals below the unstable equilibrium point will  decay until 
they reach the lower stable point and signals greater than the unstable 
equilibrium point will grow until they reach the upper s table  point. When 
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a l l  s tages  of a register have such a gain curve, the curve for the full register 
is similar but will have a steeper s lope through the point of unstable 
equilibrium. 
The signal-to-noise ratio is determined by the flux gain character is t ics  
of the circuits  and c a n  be  determined from the two stable equilibrium points 
on the flux gain curve. The flux gain curve,  however, varies with operating 
level of the drive currents. The ratio obtained from a gain curve ref lects  
only the ratio obtainable under the same drive conditions. It is useful t o  
know in addition, the variation of the s/n ratio over the operating range . 
This is bes t  done by direct measurement. S/n ratios of from 4 : l  to  12:l 
were measured for individual c i rcui ts ,  registers and ring counters. The 
highest ratios a re  obtained in the  middle portion of the range. 
Range maps were taken for operating ring counters, to determine the 
variation of advance drive, for different values  of I1 b ias ,  over which 
stable operation could be  obtained. Such a range map for SR #6 is shown 
in Fig. 27 ,  The ratio of I1 b ias  current to advance current for a line drawn 
through the end points of the range map is 0.45.  By maintaining this  
current ratio with a current divider, the range is extended .to the limits 
indicated in the range map. Table 10 gives the operating range for 
advance drives obtained for three winding configurations: separate 
windings driven by individual drivers,  se r ies  connection of I1 b ias  and 
advance windings driven by a common driver, and ser ies  connection of I1 
b i a s ,  advance and flux drive windings driven by a common driver. This 
lat ter  ca se  u s e s  only one driver a t  each clock time. A range map for 
SR#10 of operation using one driver for each clock time is shown in  Fig. 28. 
SR#lQ is seen to have a range of from 2.2 to 3 .2  amperes for a variation 
of both advance currents simultaneously. The signal-to-noise ratio 
over this range varied from 5: 1 to  10: 1 .  The operating range of S ~ # 1 0  a s  a 
function of temperature is given in  Table 11.  
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Fig. 2 7  Range Map for Advance and I1 Bias Currents in S R  $6 . 
'adv 
(Amperes) 
Even 
Fig. 28 Range Map of SR #10 for Advance Odd and 
Advance Even Using One Driver for Each Clock 
Time 
Table 10 Operating Range of Ring Counters 
Separate 
Windings 
(Note 1) 
(Amps) 
Series I1 Bias Series I1 Bias 
and Advance Advance and Flux 
Windings Drive Windings 
(Note 1) (Note 1) (Note 2)  
(Amps) (Amps) 
Note 1: Range of advance current for a l l  other drives held constant 
Note 2:  Range of advance current for both odd and even advance currents 
varying together 
Table 11 Operating Range of SR#10 V s  Temperature 
1) Range for variation of both advance currents in same direction: Worst 
C a s e .  
2 )  Range for variation of odd advance current with even advance current 
held constant.  
31 Range for variation of even advance current with odd advance current 
held constant . 
5.0 PLATED CONDUCTORS 
A batch type process for applying conductors to logic structures 
has  been developed. In this process the surface of the logic structure is 
first coated with the desired conductor pattern using a conducting ink ,  
After curing, the conductor pattern is overplated with copper to the desired 
thickness.  Possible interactions that would affect the magnetic characterist ics 
were checked for a t  each s tage of the process .  After completion of the plating,  
the structures were tes ted using the plated conductors. 
To evaluate this process single -stage structures were used. 
A two-turn pattern was  painted through the output aperture of each structure 
with a gold ink.  This pattern is shown in Fig. 29. The ink was  cured 
a t  3 0 0 " ~  to form a conducting pattern. After curing, the pattern was  
overplated first with 0.002" of copper, and then,  after testing,  the plating 
was  continued to a thickness of 0.004".  Figure 30 shows a photograph 
of a single-stage structure with plated-on two-turn conductors. In Fig. 31 
the profile characterist ics of the output aperture of a single-stage structure 
0 0 
with plated two-turn conductors a re  shown for -20°c, +2 0 C ,  and +60 C . 
Table 1 2  summarizes the profile characterist ics of five single-stage 
structures for the three temperatures. The data were t a k a  using the 
plated two-turn conductors and bipolar current drivers. For comparison, 
a t  room temperature, the characterist ics taken with the tes t  jig a re  a l s o  
l is ted.  
TOP VIEW 
SIDE VIEW 
BOTTOM VIEvV 
Fig 29 Pattern for Plated-On Conductors 
The t e s t s  have shown that the process does not a l te r  the magnetic 
character is t ics  of logic structures which have had plated two -turn conductors 
applied,  and  tha t  the conductors adhere to  the surface of the structures without 
setting up magnetostrictive s t ra ins .  Conductors s o  applied a re  joint f ree ,  
the only connections being those required to  connect to  the drive c i rcui ts .  
It is interesting to  note that  the joint-free conductors are  formed even though 
the original pattern i s  applied a t  different times and  therefore contains  
junctions. This allows considerable freedom in the  process ,  including 
correction of imperfections found in the pattern by inspection after curing 
the ink prior t o  final plating. 
Fig. 30 Single-Stage Structure with Plated-On Conductors 
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Table 12 Threshold V s  Temperature: Single-Stage Logic 
Structures Having Plated 2-Turn Conductors 
Temperature (OC) 
Specimen Parameter -2 0 +2 0 /RT +60 
* * * * 
TH'  
PS 
TH 
PC 
* Data taken using plated conductor A l l  va lues  i n  oe rs teds  
$ Data taken using t e s t  jig ) rounded off to  neares t  
J tenth 

6 . 0  ARITHMETIC PROCESSOR 
The design of a serial  arithmetic processor based on the integrated 
magnetic logic structures has  been investigated . The multistage integrated 
logic structures wired a s  shift  registers form the sum and addend registers.  
The logic functions of OR, AND and Negation are readily formed with the  
integrated logic structure designs used in the full-size and reduced-size 
multistage structures.  Although these  functions a re  sufficient for designing 
an arithmetic unit ,  the number of s tages  and the complexity of the  inter- 
connections make a design based on the u s e  of an  additional logic structure,  
the exclusive-OR, attractive. The exclusive-OR produces the  function 
(A+B) A* B 
4 The function (A+B). A- is the sum function of a half adder, A 
full ser ia l  adder can be formed from two half adders. A logic design for a 
ser ia l  adder unit which i s  compatible with magnetic logic circuits  i s  shown 
in Fig. 32 . Here a majority circuit is used to form the carry function. The 
two cascaded exclusive - OR circuits  form the sum function. The augend 
and addend a re  initially stored in the A and B registers.  After addition the 
sum is stored in the A register. 
The A and B registers are formed from integrated structures con- 
nected a s  shift  registers.  The majority circuit and carry delay loop circuits  
are a l so  formed from the integrated structures.  The exclusive -OR function 
i s  formed from an  exclusive -OR structure. 
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This basic addition unit modified t o  add or subtract both posit ive 
and negative numbers is shown in Fig. 3 3. Logic for this  arithmetic unit  
5 is based on the ONE'S complement method of subtraction . The registers 
are  extended to  be three s tages  longer than the input word length: one  s tage 
to accommodate the larger number of sum bi ts ,  one for the  sign bit and one  
for the  s ign bit overflow. An additional exclusive -OR s tage  has  been 
added to the B register to  provide for complementing negative numbers on 
input.. The input s tage for t he  A register has a l so  been modified to  provide 
for the  end-around carry. The time sequence of operation for this arithmetic 
unit is: 
1. Clear A register and input augend* into B register. 
2 .  Cycle augend from B register into A register. Input addend* 
into B register. 
3 .  Add contents of B register t o  contents of A register. Store 
sum in  A register.  
4. Set ONE into carry delay loop for overflow of sign bit.  
5 .  Add contents of carry delay loop to  contents of A register.  
6 .  Read sum output from A register. 
The exclusive -OR structure on which the arithmetic unit is based 
is shown in  Fig. 34. The design is similar to one s tage of the reduced-size 
structure with the exception of the extra aperture in leg  A forming an  aperture 
pair. Two basic  winding configurations are  of special  in terest ,  In one ,  
Configuration A shown i n  Fig. 34a,  the input winding threads each aperture 
of the  aperture pair in an opposite direction,  i e ,  down through one aperture 
and back up through the other. A special  feature of this input configuration is 
that  i t  is polarity independent. The second configuration uses  only one input 
aperture and the drive aperture. Each input l inks both one leg  of the input 
aperture and leg  1 of the drive aperture. Two variations of this configuration 
are shown in Figs. 35b and c . The clear  s ta te  and flux s t a t e s  for the four 
*Complement i f  negative number. 

Fig.  34 Exclus ive  -OR Logic Structure 
C 
Fig. 3 5 Exclusive -OR Winding Configurations 
input combinations are shown i n  Figs 36a through e for the winding con- 
figuration of Fig. 35a. The flux s t a t e s  in legs  A and B are the same for 
the winding configurations of Fig. 35b and c' except for the  function A B 
which is shown in Fig. 36f.  Note that  for the  function A - B  the output 
aperture is blocked for both configurations, but in one c a s e  by l eg  A re- 
maining in  the  c lear  s t a t e  and in the other by leg A being fully switched. 
This la t ter  c a s e  requires that the output be taken from the aperture pair  to 
prevent inducing currents in  the output winding during the switching of 
l eg  A. 
The exclusive -OR structures were evaluated a t  room temperature. 
The s ignals  of the input variables were provided from 50/80 s i z e  toroidal 
cores  each having a flux of approximately 100 nWbs . The ONE t o  ZERO 
ratios produced a t  the output aperture were measured for several  operating 
conditions producing ONE signals greater than 80 nWbs. The t e s t  conditions 
used a re  given in Table 13.  for the test data presented in Table 1 4 .  The 
ONE to ZERO ratio a t  the output of the exclusive -OR structure varied 
between 2 . 2  5:l to  7: 1 depending upon the operating conditions. 
T The drive aperture is used only for decoupling the exclusive -OR s tage  when 
the transmitter s tages  are cleared.  Therefore the flux pattern around the ' 
output apertures is not changed by the clearing of the transmitter s t ages .  
Also the flux s ta tes  for the four input combinations are  determined only 
by the direction of the currents through the input aperture. 
Clear State 
Fig. 3 6 Exclusive -OR Flux States 
8 4 
Fig. 3 6  Continued 
85 
Table 1 3  Drive Conditions for Exclusive - OR Tests 
Configuration A Configuration B Configuration C 
Drive Current Current Current 
Turns Cond .I Cond .I1 Turns Cond .I Cond. I1 Turns Cond. I 
(No.) (amps) (amps) (No.) (amps) (amps) (No.) (amps) 
I (Clear) 8  4 .0  4 . 0  8  3 . 8  3 . 8  8 3 . 9  
I (flux drive) 3  3 . 0  3 . 5  3  1 . 8 5  1 . 8 5  3  3 . 0  
I (bias 1 0.62 0 .80 1 0 . 1  0 . 1  1 0 . 2 5  
I (A) 2  2 . 5  2 .0  2  2 . 1  1 . 2 5  2 1 . 8  
I (B) 2  2 . 5  2 . 0  2  2 .2  1 .25  2 1 . 8  
I(pre read) - - - 1 0 . 8  0 . 8  - - 
I (read) 2  1 . 0  1 . 0  1 0 . 8  1 1.1 
All pulse widths, 3  msec . 
Table 1 4  Exclusive OR Test  Data Winding Configuration A 
Condition I 
Function 
Condition I1 
Function 
Output Flux 
(nWb) 
Output Flux 
(nWb) 
r =!= 
Leg A Flux Input A Flux Input B Flux 
(nWb) (nWb) (nWb) 
T - + 
Leg A Flux Input A Flux Input B Flux 
(nWb) (nWb) (nWb) 
T A two turn coupling loop through a single 50/80 core was used for each 
input signal . 
Table 14 Exclusive -OR Test Data Winging Configuration B 
Condition I 
* * 
Function Output Flux Leg A Flux Input A Flux Input B Flux 
(nWb) (nWb) (nWb) (nWb) 
Condition I1 
Function Output Flux 
(nWb) 
Winding Configuration C 
Condition I 
Function Output Flux 
(nWb) 
Leg A Flux 
(n Wb) 
Leg A Flux 
(nWb) 
* * 
Input A Flux Input B Flux 
(nWb) (nWb) 
* * 
Input A Flux Input B Flux 
(nWb) (nWb) 
* A single turn coupling loop through two 50/80 cores was used for each  
input s ignal .  
-The goals  of this project have been achieved. Integrated multistage 
logic structures in  both the full - s ize  and the reduced s ize  have been 
fabricated,  t es ted  and operated a s  shift registers and  ring counters with 
good range and good signal-to-noise ratio. Two-turn conductors have 
been applied through the output aperture by a batch type of plating process  
without altering the magnetic characterist ics of the structures. An arithmetic 
unit based  on the integrated multistage logic structures has  been designed 
and  the special  logic structure required by the design,  an  exclusive-OR 
structure,  ha s been designed, fabricated and two configurations have been 
tes ted .  The investigations which have been made in pursuit of these goa ls  
have shown that  the integration of two materials in the logic structures has  
improved the circuit performance and provided additional design flexibility. 
The process used to apply the plated conductor pattern has been extended 
t o  apply plated-on eddy current shields  to the integrated multistage logic 
structures.  These shields have effectively reduced the leakage flux, re- 
sult ing in  more nearly theoretical circuit operation. 
The following a reas  are recommended for further investigation. 
1. Modification of the integrated logic structure design to  permit 
the complete wiring of circuits  by the plating process .  
2 . Extension of the conductor-plating process to provide 
multila yer conductor patterns . 
3.  Development of a material for the integrated structures with 
a lower value  of H . 
C 
4 .  Extension of the u s e  of low H material t o  other magnetic 
C 
paths  in  the logic structures.  
APPENDIX I 
SPECIMEN IDENTIFICATION 
Full-Size S t r u c t u r e s  
S p e c i m e n  
ID 
High  Low 
* Fir ing N o .  
1539 
15  54 
I 1  
* C o r e  N o .  
Reduced-Size Structures 
v 
Specimen 
ID 
High 
* 
Firing N o .  Core No. 
* Each structure is uniquely identif ied by t h e  combination of the  firing number 
and t h e  co re  number. 
SPECIMEN IDENTIFICATION 
Pla ted  Conductor Pat tern on Single Stage  Structure 
Specimen High Firing Cor c 
ID No. * No. * Ec- 
* Each structure i s  uniquely identif ied by the  combination s f  t h e  
firing number and the  core number. 
APPENDIX I1 
ASSAY AND ANALYSIS O F  TRACE IMPURITIES O F  STARTING 
MATERIALS 
C.K. Williams C o .  C a t .  N o .  R2199R 
Lot  No.  8 
Pe rcen t  
M g C 0 3  
J .  T .  Baker Chemica l  C o .  C a t .  No .  2432 
Lot No.  25325 
Percent  
4 3 . 0  
Lot No .  ,33328 
Pe rcen t  
42 .7  
0 . 0 0 5  
0 . 0 0 1  
0 .002  
0.02 
0 . 0 0 0 5  
0 . 0 0 1  
0 .40  
A s s a y  (as MgO) 
Inso lub le  i n  HCl  
Chlor ide  (Cl)  
Su l f a t e  (SO4) 
Ca lc ium (Ca)  
H e a v y  M e t a l s  ( a s  Pb) 
Iron (Fe) 
Wdte r  Soluble  S a l t s  
M n C 0  
J .  T .  Bdker Chemica l  C o .  C a t .  No,  2536 
Lot N o .  22632 
Percent  
4 4 . 6  
Lot 33171 
Pe rcen t  
44 .9  A s s a y  (3s  Mn) 
Inso lub le  i n  HCl  
Chlor ide  (Cl)  
Sul fa te  (SO4) 
S u b s t a n c e s  not  p rec ip i t a t ed  
b y  (NH4I2S (ds  SO4) 
Othe r  Heavy M e t a l s  ( a s  Pb) 
Iron (Fe) 
Zinc 
CdO 
J . T .  Baker  Chemica l  C o .  C a t .  No.  1234 
A s s a y  (CdO) 
Inso lub le  i n  CH3COOOH 
Chlor ide  (Cl) 
Ni t ra te  (NO3) 
Sul fa te  (SOq) 
Copper  (Cu) 
Iron (Fe) 
Lead  (Pb) 
S u b s t a n c e s  not  prec ip i ta ted  by  
H2S(as  SO4) 
Lot No. 33411 
Percent  
99 - 4  
J . T .  Baker Chemica l  C o .  C d t .  No. 1266 
Lot No. 26676 
Percent  . 
A s s a y  (Ca(CH3COO)2 H 2 0 )  100 .2  
Inso lubl  e i n  HCI a n d  NH40H 
p rec ip i t a t e  0 .001  
pH of 5% solu t ion  a t  2 5 ' ~  7.7 
Chlor ide  (Cl) 0 .0005 
Sul fa te  (So4)  0.007 '  
Nitrogen Compound ( a s  N) 0.002 
Barium (B3) 0.001 
Heavy  M e t a l s  ( a s  Pb) 0.0005 
Iron (~e) 0.0001 
Magnes ium a n d  Alka l ies  ( a s  SO4) 0 .10  
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